Abstract: In this work, we have developed a two-layer short loop process on device wafers to study the distortion fingerprint induced by a wafer-to-wafer bonding process. The alignment grid is used to ...
Abstract: A wafer to wafer hybrid bonding technology is realized featuring a hybrid interconnect pitch scaling down to 300 nm. Integration challenges and optimizations are extensively discussed. High ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results